

# CMOS Reliability Integration and Engineering (Part-1)

## Introduction to Negative Bias Temperature Instability (NBTI)

**Dr. Eitan Shauly,**  
**Tower Semiconductor**  
(Tel) 972-4-6506570, [eitansh@Towersemi.com](mailto:eitansh@Towersemi.com)

Eitan N. Shauly Mar '25 page 1  
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



**TOWER**  
SEMICONDUCTOR LTD

1

### Topics

1. Introduction
2. NBTI – degradation Mechanism and modeling
3. Interface traps
4. The Reactive-Diffusion (R-D) degradation model
5. Stress time and degradation saturation
6. NBTI recovery
7. Dynamic NBTI
8. Qualification and modeling
9. NBTI Temperature dependency
10. NBTI Voltage exponential dependency
11. Voltage/Field acceleration factor
12. Process dependency:
  1. Boron Penetration, channel doping
  2. Oxynitridization, DPN,
  3. Fluorine passivation,

Eitan N. Shauly Mar '25 page 2  
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.




**TOWER**  
SEMICONDUCTOR LTD

2

## NBTI – General explanation

- Degradation ( $V_{th}/G_m$  shift) *in time* occurring due to negative biased BT (bias temperature) stress in PMOSFETs.
- The degradation is the result of an increase of the interface state and an increase of the positive charge in the gate oxide film.
- The phenomena has become more sever along the scaling, due to higher **vertical** electric field intensity. Mostly relevant for PMOSFETs.





Eitan N. Shauly Mar '25 page 3  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



3

## NBTI – General explanation



- NBTI causes an increase in the absolute threshold voltage, degradation of the mobility, drain current and transconductance,
- The mechanism is creation of interface traps and oxide charge.

Eitan N. Shauly Mar '25 page 4  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



4

## **NBTI degradation mechanism**

What happens during negative bias temperature stress?

Creation of SiO<sub>2</sub>/Si interface defects (dangling Si bonds, P<sub>b</sub> centers)

Pre-existing, but passivated by hydrogen anneal

Si-H bonds can be broken

Results in trapping sites inside the Si bandgap

Universally acknowledged [1] [2]


Different defect in SiON and high-k? [3]

Creation of oxide charge

Most likely E' centers

Charge exchange mechanism?

Controversial! [4]



[Courtesy: PennState Univ.]

[Courtesy: PennState Univ.]

Eitan N. Shauly Mar '25 page 6  
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



6

## **CMOS Reliability Integration and Engineering (Part-1)**

### **NBTI – mechanism and modeling**

**Dr. Eitan Shauly,**  
**Tower Semiconductor**  
(Tel) 972-4-6506570, eitansh@Towersemi.com


Eitan N. Shauly Mar '25 page 7  
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



7

## NBTI degradation mechanism

- The NBTI induced  $V_t$  shift as next:



$$\Delta V_t = \frac{\Delta Q_{ot}}{C_{ox}} - \frac{\Delta Q_{it}}{C_{ox}} = -\frac{q \Delta N_{ot}}{C_{ox}} - \frac{\Delta N_{it}}{C_{ox}} = \Delta V_{ot} + \Delta V_{it}$$


Eitan N. Shauly Mar '25 page 8  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



8

## NBTI degradation mechanism

- The stability of the Si/SiO<sub>2</sub> interface, linked to the layer of low-energy holes in the channel,
- Broken of the Si-H bonds at interface during device operation, will degrade the device.
- In PMOSFET, the negative gate voltage create an electrical field in the gate oxide, which is directly away from the interface,
- A broken Si-H bond during device operation, will release H<sup>+</sup> ion, that will drift away from the interface.



Eitan N. Shauly Mar '25 page 9  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.




9

## NBTI degradation mechanism

- Because H<sup>+</sup> is positive, the problem is much more dominant in PMOSFETs.
- However, Positive BTI (PBTI) is seen in NMOSFETs with gate dielectric is other than SiO<sub>2</sub> (high-k gate dielectrics).
- It is generally believed, that NBTI generated *traps* at the SiON/Si interface (P<sub>b</sub>-centers), and/or oxide *fixed* charges in the SiON bulk (E<sup>-</sup>-centers).
- The NBTI induced V<sub>t</sub> shift as next:

$$\Delta V_t = -\frac{\Delta Q_{ot}}{C_{ox}} - \frac{\Delta Q_{it}}{C_{ox}} = -\frac{q\Delta N_{ot}}{C_{ox}} - \frac{\Delta N_{it}}{C_{ox}} = \Delta V_{ot} + \Delta V_{it}$$



Q<sub>ot</sub> – Oxide charge (trap in oxide bulk), Q<sub>it</sub> – Oxide charge at the interface, C<sub>ox</sub> in the gate oxide capacitance,


Eitan N. Shauly Mar '25 page 10  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



10

## NBTI –Interface Traps

- An “interface trap” is: an interface Si atom with an unsaturated (unpaired) valence electron at the Si/SiO<sub>2</sub> interface. It is usually denoted by: Si<sub>3</sub> ≡ Si •
- ≡ represents three complete bonds to other Si atoms (Si<sub>3</sub>) and • represents the fourth, unpaired electron (dangling bond),
- A hole is attracted to SiO<sub>2</sub>/Si interface. It weakens the Si-H bond until it breaks,
- The hydrogen (H) diffuses into the oxide or Si substrate, leaves an interface trap (D<sub>it</sub>)



Eitan N. Shauly Mar '25 page 11  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



11

## **NBTI R-D model**

- The model is based on dissociation and reformation of the Si–H bonds: creation and reverse-anneal of dangling Si-bonds or interface traps, present at the silicon/oxide interfaces
- The reaction part of the R-D model interprets the chemical reactions like Si–H bond dissociation and reformation taking place at the interface,
- The diffusion part interprets the transport of Hydrogen species in the oxide and the gate medium.
- In the NBTI stress phase with a particular stress bias, the Si–H bond dissociation initiates generation of interface traps over time, which later reaches quasi-equilibrium with the diffusive components.


Eitan N. Shauly Mar '25 page 12  
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



12

## **The Reaction-Diffusion (R-D) NBTI degradation mechanism**

- The bond breakage mechanism is a result of (**reaction**) hole capture by the Si-H bond during device operation.
- The degradation reaction is given by:



where Si – H represents a normal silicon-hydrogen bond, Si – represents a silicon dangling bond, and H<sup>+</sup> represents a freed hydrogen ion (proton).

- Due to the electric field, any hydrogen ions H<sup>+</sup> generated, will tend to drift (**diffuse**) away from the Si/SiO<sub>2</sub> interface and into the oxide bulk,

Eitan N. Shauly Mar '25 page 13  
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



13

## The Reaction-Diffusion (R-D) NBTI degradation mechanism

- The H<sup>+</sup> drift from the interface based on the transport equation:

$$J(x, t) = \mu \cdot \rho(x, t)(|e|E) - D \frac{\partial \rho(x, t)}{\partial x}$$

where  $\rho(x, t)$  is the density of H<sup>+</sup> ions at a distance  $x$  from the interface at any time  $t$ ,

$|e|E$  is the force action on the H<sup>+</sup> ion,

$D$  is the diffusivity of the H<sup>+</sup> ion, and  $\mu$  is the mobility of the H<sup>+</sup> ion and is related to the diffusivity through the Einstein relation:

$$\mu = \frac{D}{K_b T}$$

Eitan N. Shauly Mar '25 page 14  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



## The Reaction-Diffusion (R-D) NBTI modeling

- As the H<sup>+</sup> ions start release and drift away from the interface (due to the presence of the electric-field  $E$ ),

$$\frac{dN_{it}}{dt} = k_f [N_0 - N_{it}] - k_T N_{it} N_H^{(o)} \quad \text{H release from the dangling bonds}$$

- The concentration of H<sup>+</sup> ions in the SiO<sub>2</sub> starts to increase,

$$\frac{dN_{it}}{dt} = D \frac{dN_H}{dx} \Big|_{x=0} + \frac{\delta}{2} \frac{dN_H}{dt} \quad \text{Diffusion of H through the gate dielectric}$$

- Some think, that the hydrogen diffuse to the Poly/SiO<sub>2</sub> interface,
- Due to the grow concentration of H<sup>+</sup> ions in the SiO<sub>2</sub> dielectric, a backflow of H<sup>+</sup> ions (toward the interface) is developed,
- If the stress stops (electric field goes to zero), a *backflow* of H<sup>+</sup> ions will occur causing some device recovery,
- Complete recovery does not generally take place because some of the H<sup>+</sup> ions may undergo a reduction reaction while in the SiO<sub>2</sub> gate dielectric.

Eitan N. Shauly Mar '25 page 15  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



## NBTI and $V_t$ shift vs time

- Due to the grow concentration of  $H^+$  ions in the  $SiO_2$  dielectric, a backflow of  $H^+$  ions (toward the interface) is developed,
- Vs time, the diffusion of additional  $H^+$  ions will slow down, so is the  $V_t$  shift. The “degradation is saturated”.






Fig. 1. NBTI/PBTI induced  $V_T$  drifts vs. stressed time for 32nm poly-gate and high-k metal-gate devices ( $V_T$  drifts based on AC RD model and calibrated with published data [4]).

Eitan N. Shauly Mar '25 page 16  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



16

## NBTI Delta $V_t$ vs Stress Time



After: S. Tsujikawa et. al. IEEE International Rel. Physics Symposium (IRPS), 2003, p., 183

- At low stress voltages and long stress times, Delta  $V_t$  fits to power law behavior:  $\Delta V_t = (time)^n$  ( $n < 1$ ), and begins saturate
- Higher (negative)  $V_{gate}$  accelerate  $V_t$  shift.

Eitan N. Shauly Mar '25 page 17  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.





17




## Degradation Saturation Mechanisms

- The common use for NBTI degradation vs time, is by using the power-law. But this is not always right, or fits well with the silicon results,



Tox=50A,  
Temp=120degC,  
Lg=0.25um,  
Estress=8MV/cm

- The time-exponent  $n$ , reduce vs time, and saturated,





Eitan N. Shauly Mar '25 page 19  
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



19

## Degradation Saturation Mechanisms

- Based on the R-D model, the available free SiH sites can reach a maximum: less available Si-H bonds means less generation of Nit, so less  $\Delta V_t$ ,



- Interface trap-generation can be approximated as:

Nit, max,  $\alpha$ ,  $\tau$  are fitting parameters, and  $V_g$  depended

$$\Delta N_{it} = N_{it,max} \left( 1 - \frac{1}{1 + (t/\tau)^\alpha} \right)$$


Eitan N. Shauly Mar '25 page 20  
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.




20

## Degradation Saturation Mechanisms

- Another mechanism: a gradual decrease of the electrical field at the Si/Oxide interface, due to positive charge build-up in the oxide,



- Increase of  $V_g$ , will early the time-to-saturation






Eitan N. Shauly Mar '25 page 21  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.




21

## NBTI Recovery

- Several reduction reactions (recovery) are possible:



- The recovery (or passivation) rate depends on the electrical field: large *positive* bias will case faster recovery.
- Recovery is faster at higher temperature, but also take place (slow) at RT.




Eitan N. Shauly Mar '25 page 22  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



22

## **NBTI Recovery – temperature depended**

- Higher recovery temperature short the recovery time



PMOSFETs,  
Tox=3nm  
W/L=4/40

Recovery of threshold voltage stress conditions: VGS = -16.5 V, VDS=0.0 V, T= 125 °C; recovery conditions: VGR = -1.1 V, VDR = -2.5 V, T= -40/0/40/80/125 °C.

After: "On the temperature dependence of NBTI recovery," (Infineon)




Eitan N. Shauly Mar '25 page 23  
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



23

## **NBTI Recovery – two possible mechanisms,**

- First mechanism:** Reverse reaction between the dangling bonds and the released hydrogen. It is believe, that the hydrogens are coming (back) from the Poly/SiO<sub>2</sub>.
- Second mechanism:** recovery of the oxide traps ( $\Delta N_{ot}$ ), by neutralization process.



Samsung 14nm Technology

Eitan N. Shauly Mar '25 page 24  
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



24

## **NBTI Recovery – Dynamic NBTI**

- In a realistic circuit operation, the gate voltage switches between 0 and VDD. For a PMOS transistor, the condition of  $V_g=V_{DD}$  removes NBTI stress and anneals interface traps.
- Such a process solely relies on the diffusion of neutral H and thus, has no field dependence

Stress:  $N_{it} = \sqrt{K^2 \cdot (t - t_0)^{1/2} + N_{it0}^2} + \delta$   
 Recovery:  $N_{it} = (N_{it0} - \delta) \cdot [1 - \sqrt{\eta(t - t_0)/t}]$




Figure 4.  $\Delta V_{th}$  during dynamic NBTI [14].

After: "Modeling and Minimization of PMOS NBTI Effect for Robust Nanometer Design,"

Eitan N. Shauly Mar '25 page 25  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



## **NBTI – Qualification plan and modeling**

Test	Item	Test procedure and judgment
NBTI	Test Method	Measure $V_t$ (at RT) before and after stress of 168hrs at 125~150degC, at gate-source voltage=1.1Vdd, drain-source=0V
	Success Criteria	$\Delta V_t < 10\sim 15\%$ at $V_{gs}=1.1V_{dd}$ , 125degC, CumF=50%
	Typical Model	Power-model: $\Delta V_t = (AV_g^m) \cdot (t^n)$ where m is the voltage exponent, n is the power-law exponent and t is time.

After: *Design Rules in a Semiconductor Foundry* Edited by Eitan N. Shauly, 2022 Jenny Stanford Publishing

Eitan N. Shauly Mar '25 page 26  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



## NBTI Modeling

- NBTI leads to reduction of holes mobility in the channel. This dependency is NOT modeled directly,
- The electrical threshold voltage shift in time due to NBTI with time is:

$$\frac{\Delta V_t}{(V_t)_0} = B_0(E, T)(t)^n$$

where  $B_0(E, T)$  is a pre-factor which depend on the electric-field, E and temperature, T

n is the power-law exponent for the time t. Generally,  $n=0.15-0.35$ , with  $n=0.25$ .


Eitan N. Shauly Mar '25 page 27  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



27

## NBTI Modeling

- $n < 1$  means the degradation with time will saturate.
- Such degradation saturation is fully expected from the reaction-diffusion model: since the number of S-H bonds is finite, then the degradation rate due to Si-H bond breakage must reduce as the number of unbroken Si-H bonds dwindle (reduced) with time.
- FinFET and planar MOSFETs have similar n



Eitan N. Shauly Mar '25 page 28  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



28

## NBTI Modeling

- More detailed modeling, provide  $V_t$  shift with exponential-model:

$$\Delta V_t = A \cdot \exp(\gamma_V \cdot V_g) \cdot \exp\left(\frac{-E_a}{K_B T}\right) \cdot t^n$$

- Or Power-law model for the voltage:

$$\Delta V_t = A \cdot (V_g)^m \cdot \exp\left(\frac{-E_a}{K_B T}\right) \cdot t^n$$

A is constant,  $\gamma_V$  is the gate-voltage acceleration factor (in 1/V), m is the gate-voltage exponent,  $E_a$  is the activation energy (-0.01 ~ 0.15eV), and n is the power-law exponent for the time t (0.2~0.25).

- At some cases, the gate voltage  $V_g$  is replaced by the vertical oxide electrical field,  $E_{ox}$ . So for the Power-law model we gets:


$$\Delta V_t = A \cdot (E_{ox})^m \cdot \exp\left(\frac{-E_a}{K_B T}\right) \cdot t^n$$

Eitan N. Shauly Mar '25 page 29  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



## NBTI Temperature dependency

- NBTI degradation, is more severe at higher temperatures, with a clear exponential dependency



Eitan N. Shauly Mar '25 page 30  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



## **NBTI Temperature dependency**

- Nitride oxides has a lower activation energy than SiO2.

Parameter	SiO2	SiON
Activation Energy	~0.2eV	~0.1eV

- Nitridation leads more oxide traps in the gate oxide, so worse NBTI performances. More hole traps,


Eitan N. Shauly Mar '25 page 32  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



32

## **Voltage dependency – exponential depended**

- NBTI degradation, is more severe at higher voltages, with a clear exponential depended



Eitan N. Shauly Mar '25 page 33  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



33

## Voltage / field Acceleration Factor ( $\gamma$ )

- The voltage acceleration factor ( $\gamma_v$ ), is proportional to the oxide thickness:

$$\gamma_v = 84.6 \cdot \frac{1}{EOT}$$

That is: thinner gate oxide degrade NBTI.




Figure 2. The temporal dependence of  $\Delta V_{th}$  in static NBTI [2].

After: "Modeling and Minimization of PMOS NBTI Effect for Robust Nanometer Design,"


Eitan N. Shauly Mar '25 page 34  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



34

## Voltage / field Acceleration Factor ( $\gamma$ )

- For Thin vs Thick GOX(at the same oxide field): Due to tunneling for thin oxides, some charge transport improve the NBTI



After: V. Huard, "A thorough investigation of MOSFETs NBTI degradation,"

Eitan N. Shauly Mar '25 page 35  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.




35



## NBTI – Process Dependency (Surface Orientation)

- Almost all planar MOSFETs are fabricated on (100) oriented Si wafers,
- Because holes mobility is higher at Si(110), some processes, like GF 22nm FDX with FDSOI, provide “Hybrid” integration




Eitan N. Shauly Mar '25 page 37  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



37

## NBTI – Process Dependency (Surface Orientation – Planar MOSFETs)

- However, Along with the Si(110) is also with higher interface trap,  $D_{it}$ :  
 $D_{it}(100) = 7.7 \cdot 10^{10}$  vs  $D_{it}(110) = 1.4 \cdot 10^{11} \text{ cm}^{-2} \cdot \text{eV}^{-1}$
- This is the reason, that MOSFETs over Si(110) shows more severe NBTI degradation



After: D. Schroder, "Negative bias temperature instability: What do we understand?,"  
 Microelectronics Reliability 47 (2007) 841–852.


Eitan N. Shauly Mar '25 page 38  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



38

## NBTI – Process Dependency (FinFETs)

- In FinFET technology, the wafer is Si(100), and the channel is in  $\langle 110 \rangle$  direction, so the fin sidewalls are at (110),
- The solution is, to set the fin over  $\langle 100 \rangle$  direction, so the fin sidewalls are in  $\langle 100 \rangle$  direction,
- Another (but more expensive) possibility, is to use SOI wafers, as for hybrid planar MOSFETs



After: D. Schroder, "Negative bias temperature instability: What do we understand?," Microelectronics Reliability 47 (2007) 841–852.


Eitan N. Shauly Mar '25 page 39  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



39

## Tri-gate Fin Profile

- The Fin includes several orientations, so different silicon atoms density



Intel 22nm Tri-gate

After: S. M. Ramey, "Transistor Reliability in the FinFET Era", IRPS 2019


Eitan N. Shauly Mar '25 page 40  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



40

## NBTI comparison: Planner and FinFETs

- 14nm FinFET matched to planar
- Orientation and geometric effects are not fundamental limitations



After: S. M. Ramey, "Transistor Reliability in the FinFET Era", IRPS 2019

Eitan N. Shauly Mar '25 page 41  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.




41

## NMOS PBTI

- Tri-gate improvement (vs planar), is due to field reduction related to the work function tuning,
- Gate scaling: volume reduction for bulk traps,
- 3<sup>rd</sup> generation HK: reduced trap density

### NMOS PBTI Intel 22nm




After: S. M. Ramey, "Transistor Reliability in the FinFET Era", IRPS 2019

Eitan N. Shauly Mar '25 page 42  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



42

## (N)BTI in NSH: width and thickness dependency



- Narrower NS width, with Si(110) vs Si(100) shows NBTI increase
  - Due to larger Si-H bonds (interface state precursors) on (110)
- Thinner NS also shows NBTI and (and PBTI) enhancement
  - Related to corner electrical field effect?
  - Thickness dependency for various WSHEET required



Eitan N. Shauly Mar '25 page 43  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



43

## NMOS vs PMOS BTI in High-K

- PMOS degradation largely due to interface states
  - Consistent with hydrogen release model or near interface bulk traps
  - Shows mobility degradation after stress
- NMOS degradation believed to be largely due to bulk HK traps
  - Degradation can be worse with thicker HK
  - Mobility not as affected since trapped charge is isolated from channel by a thin SiO<sub>2</sub> layer



After: Stephen M. Ramey, TUT1, IRPS2019 (Intel)


Eitan N. Shauly Mar '25 page 44  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



44

## **NBTI – Process Dependency (Vt doping)**

- Vt is depend on the channel doping: higher doping means higher Vt
- Higher doping also means lower BTI, due to less reaction in the interface and lower overdrive.




Eitan N. Shauly Mar '25 page 46  
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



46

## **NBTI – Process Dependency (Boron Penetration)**

- Boron penetration in gate oxide enhances NBTI,
- Boron reaches the gate by the P+ S/D implant and drive into the oxide during the high temperature activation anneal,
- NBTI can be locally enhanced in S/D regions




Eitan N. Shauly Mar '25 page 47  
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.




47


# NBTI – Process Dependency (Gate Oxynitridation by Tube)



- Gate oxynitridation, is to eliminate boron-penetration at PMOSFETs.
- The overall accumulated N level and profile depend on the process conditions



After: "Engineering of Nitrogen Profile in an Ultrathin Gate Insulator to Improve Transistor Performance and NBTI,"



N concentration profile, for NO before and after

Boron penetration test, for min N needed


Eitan N. Shauly Mar '25 page 48  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



# NBTI – Process Dependency (Gate Oxynitridation by Tube)

After 10hrs of stress:

- Largest degradation for an interface profile with a relatively high percentage of nitrogen.
- The degradation is reduced for profiles further away from the interface with a relatively small percentage of nitrogen.
- NO-First is effective against NBTI, suppressing gate leakage and boron penetration.





After: "Engineering of Nitrogen Profile in an Ultrathin Gate Insulator to Improve Transistor Performance and NBTI,"

Eitan N. Shauly Mar '25 page 49  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



## NBTI – Process Dependency (Gate Oxynitridation by Tube)



(a)

Figure-31: Nitrogen level inside the oxide (NO or N2O process). (a) Nitrogen level vs. oxide thickness. Higher thickness prior to nitridation reduces the effective nitrogen concentration. (b) Schematic diagram illustrating the nitrogen movement: from the tube ambient into the oxide and finally incorporation at the Si/SiO2 interface, de-trapping from the interface, and diffusion back to the oxide bulk, or out of the oxide back to the tube atmosphere.


After: *Design Rules in a Semiconductor Foundry* Edited by Eitan N. Shauly, 2022 Jenny Stanford Publishing

Eitan N. Shauly Mar '25 page 50  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



## NBTI – Process Dependency (Gate Oxynitridation by DPN)

- Comparison between thermal NO nitridation and DPN (Tower team data)
- DPN provides higher over all N concebration (N-dose) and peak, that is NOT at the Si/SiO2 interface,




After: *Design Rules in a Semiconductor Foundry* Edited by Eitan N. Shauly, 2022 Jenny Stanford Publishing


Eitan N. Shauly Mar '25 page 51  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



## NBTI – Process Dependency (Gate Oxynitridation by DPN)



N. Kimizuka et al., IEEE VLSI Symp. 92 (2000)



B. Tavel et al., IEDM, 2003

- Better performances, by using DPN (De-coupling Plasma Nitridization), that is mandatory for 65 ~ 28nm LP technologies.



Eitan N. Shauly Mar '25 page 52  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



52

## NBTI – Process Dependency (Fluorine Implant)

- Passivated Si/SiO<sub>2</sub> interface with F atoms, provide better NBTI results,
- Si-F bonds break harder (5.73eV) than Si-H bonds (3.18eV) under stress conditions



Eitan N. Shauly Mar '25 page 53  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.




53



## NBTI – Process Dependency (Fluorine Implant)

- Device NBTI lifetimes with the fluorine implantation are greater than without fluorine implantation
- Optimization for both F implant dose and energy is needed, to set the right F concentration at the Si/SiO<sub>2</sub> interface.





Eitan N. Shauly Mar '25 page 54  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



54

## NBTI – Process Dependency (Fluorine Implant)

- “Hardens” SiO<sub>2</sub>/Si interface: Fluorine reduce the strain at SiO<sub>2</sub>/Si interface
- Released oxygen atoms which re-oxidize the Si-SiO<sub>2</sub> interface
- Forms Si-F instead of Si-H bonds



T.B. Hook et al., IEEE Trans. Electron Dev. 48, 1346 (2001) Y. Mitani et al., IEEE Trans. Electron Dev. 50, 2221, 2003

Eitan N. Shauly Mar '25 page 55  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



55



# NBTI – Process Dependency (layer type in cESL)

- Introduction of a thin SiN ALD layer before the thick=stressed PECVD SiN improved NBTI

## (a) SMT Process Flow

- Gate dielectric (IL/HK) deposition
- Bottom barrier layer (TiN) deposition
- Dummy-gate ( $\alpha$ -Si) deposition
- PMOS SiGe Epitaxy
- S/D IMP
- SMT SiO<sub>2</sub> Dep
- SMT SiN Dep
- S/D & SMT Anneal
- SMT SiN Remove
- Dummy-gate Remove
- D<sub>2</sub> Anneal

## (b) PMOS Profile



The problem: H atoms diffuse from the PECVD SiN into the Si/SiO<sub>2</sub> interface, and might cause to de-passivation (=escape of H atoms from the interface) and increase Dit.

Process: 20nm, with RMG HK/MG, eSiGe and C-cESL for stressors

After: C.-H. Liang, Z.-Y. Li, H. Liu and Y.-L. Jiang, "Significant Lifetime Improvement of Negative Bias Thermal Instability by Plasma Enhanced Atomic Layer Deposition SiN in Stress Memorization Technique," in *IEEE Transactions on Semiconductor Manufacturing*, vol. 37, no. 3, pp. 405-409, Aug. 2024.



Eitan N. Shauly Mar '25 page 56  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.




56

# NBTI – Process Dependency (layer type in cESL)

- 20A reduce Dit and Sub-threshold swing



- Free H atom can react with a H-passivated Si dangling bond and form a new interface state and a H<sub>2</sub> molecular.
- By blocking the escape of H<sub>2</sub>, Dit reduced,



After: C.-H. Liang, Z.-Y. Li, H. Liu and Y.-L. Jiang, "Significant Lifetime Improvement of Negative Bias Thermal Instability by Plasma Enhanced Atomic Layer Deposition SiN in Stress Memorization Technique," in *IEEE Transactions on Semiconductor Manufacturing*, vol. 37, no. 3, pp. 405-409, Aug. 2024.

Eitan N. Shauly Mar '25 page 57  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



57

## **NBTI – Process Dependency**

- Water in the oxide enhances NBTI,
- Oxide damage enhances NBTI. For example ion implantation creates defects at the Si/SiO<sub>2</sub> interface leading to more severe NBTI,
- PMOSFET NBTI sensitivity, is much worse in (110) silicon compared to (100),
- High temperature enhances NBTI, so process thermal budget should be limited,
- Copper metallization degrades NBTI. It is attributed to increased hydrogen present in both copper metallization and especially barrier metal
- Plasma damaged devices are more sensitive to NBTI

Eitan N. Shauly Mar '25 page 58  
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



**TOWER**  
SEMICONDUCTOR LTD