

## **Topics**

- 1. Introduction what is HCI
- 2. Introduction carriers' mobility
- 3. Introduction currents and other parameters in planar MOSFET operation (Vt, Id, Ib, Is, CLM, SCE)
- 4. HCI mechanism and modeling
- 5. DAHC (Drain Avalanche Hot carrier), CHE (Channel hot Electron), SHE (Substrate Hot Electron), others
- 6. Luck Electron Model,
- 7. Interface charge generation,
- 8. HCI degradation under worse case conditions,
- 9. HCI qualification measurement, analysis and modeling
- 10. HCI under AC conditions,
- 11. Process solutions to reduce HCI: spacer with LDD implant,
- 12. HCI scaling and integration

itan N	. Shauly	Mar	25	page.	2	
echnical	data contained	herein	are proprietary	information of	TOWER SEMICONDUCTOR LTD	/ Eitan Shauly which shall be
nade pub	lic without prior	written	permission by	TOWER SEM	ICONDUCTOR LTD / Eitan Shauly.	









































## Hot Carrier Effects – Substrate Current

- 1) When the electrical field near the drain is very large (> 0.1MV/cm), some electrons coming from the source will be energetic (hot) enough to cause impact ionization.
- 2) This creates electron-hole pairs when they collide with silicon atoms.
- 3) The substrate current *Isub* thus created during impact ionization will increase exponentially with the drain voltage.
- 4) A well known *Isub* model [C. Hu] is given as:  $I_{sub} = \frac{A_i}{B_i} I_{de} (V_{de} V_{deat}) \exp\left(-\frac{1}{V_{deat}}\right)$
- 5) Isub will affect the drain current: The total drain current will change because it is the sum of the channel current from the source as well as the substrate current. The total drain current can now be expressed as follows





































ŀ	HCI Qualification							
	Test	Item	Test procedure and judgment					
		Structure (Sample size)	N and P MOSFETs with minimum and nominal gate length. (3L/3W/5S for each stress condition)					
		Test Method	Monitor the MOSFET Idlin (or Gm or Vtlin – application depended) at different drain-source voltages where gate-source voltage is at worse-case condition (peak of Isub or Vgs=Vdd/2)					
	HCI	Success Criteria	LT>0.2years (or 0.05years [2]) at 1.1Vdd, RT or 125degC, CumF=100~1000ppm					
		Typical Model	Substrate Current model: $LT = C * (I_{sub})^{-m}$ , Isub is the substrate current, m is the acceleration exponent Drain-Source Voltage (Vds) model: $LT = C * \exp(\beta/V_{ds})$ . b is the voltage acceleration factor					
Af	After: Design Rules in a Semiconductor Foundry Edited by Eitan N. Shauly, 2022 Jenny Stanford Publishing							
E Te m	Eitan N. Shauly Mar '25 page 92. Technical data contained herein are proprietary information of TOVER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public whose prior written permission by TOVER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or							









## HCI Minimum LT, frequency dependence

 Study for Dynamic (AC) hot-carrier degradation and comparison to statics (DC) degradation, found a correlation time factor (TF) to be used, as next:

$$NTF = \frac{4}{f \cdot t_{rise}} \qquad PTF = \frac{10}{f \cdot t_{fall}}$$

where f is the frequency of operation,  $t_{rise}$  is the rise time and  $t_{fall}$  is the fall time.

Technology		0.18um	0.18um	0.18um	0.18um	0.13um	0.13um	0.13um	65
Vdd		1.8V	3.3V	4.1V	5V	1.2V	2.5V	3.3V	1.2V
CV/I	ps/gate	27.3	43.4	59.4444	83.4	21.3	38.666	43.4	
f	MHz	150	150	150	150	300	300	300	800
Time Rise	Sec	1.00E-10	2.00E-10	2.50E-10	3.00E-10	5.00E-11	7.50E-11	1.00E-10	1.25E-11
Time Fall	Sec	1.00E-10	2.00E-10	2.50E-10	3.00E-10	5.00E-11	7.50E-11	1.00E-10	1.25E-11
N-AC Factor		267	133	107	89	267	178	133	400
P-AC Factor		667	333	267	222	667	444	333	1000
Ref: K. N. Quader, P. Feng, J. T. Yue, P. K. Ko and C. Hu, "Hot-Carrier-Reliability Design Rules for Translating Device Degradation to CMOS Digital Circuit Degradation," IEEE Trans. Electron Devices, vol. 41, p. 681, 1994.									
Eltan N. Shauly Mar '25 page 102 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eltan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eltan Shauly.									



























