

# CMOS Reliability Integration and Engineering (Part-1)

## Introduction to Plasma-Induced- Damage (PID)

**Dr. Eitan Shauly,**  
**Tower Semiconductor**  
(Tel) 972-4-6506570, [eitansh@Towersemi.com](mailto:eitansh@Towersemi.com)

Eitan N. Shauly Mar'25 page 1  
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



**TOWER**  
SEMICONDUCTOR LTD

1

### Topics

- Introduction
- An example:  $V_t$  shift due to non-optimized pad etch
- The mechanism of PID
- Plasma non-uniformity, shading
- Degradation of dielectric layers during PID
- Antenna Ratio: traditional definition
- Antenna rules, calculations and examples,
- Limitation of the traditional ratio
- Cumulative plasma damage
- PID dependency on integration flow,
- PID dependency on Gate oxide,
- PID stress and measurement methods, PID structures
- Protection: bridging, protective diode
- Well charging, protection

Eitan N. Shauly Mar'25 page 2  
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



**TOWER**  
SEMICONDUCTOR LTD

2

## **Plasma-Induced-Damage (PID) - Introduction**


- The microelectronic fabrication flow, includes plasma steps : for dielectric deposition, for reactive-ion-etching, ashing (resist removal), implants and more,
- The plasma processing, induced charging damage into the device,
- From macroscopic view, it means radiation from photons, physical bombardment by ions, contamination, and plasma charging by ions and electrons,
- This charge, if not thermally discharged, will damage dielectrics, shift the MOSFET characteristics and may lead to overall IC failure,
- PID is also design-related: dedicated layout rules are set, to reduce the sensitivity and the risk,
- The reliability damage from PID is present for any processing nodes, FinFETs, SOI or high-K gate dielectrics.

Eitan N. Shauly Mar'25 page 3  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.




3

## **Plasma-Induced-Damage (PID) - Introduction**



Antenna collects charges from Plasma



- During process, the metal can be charge, and if connected to the gate electrode of a MOSFET, the gate is charged,
- a potential difference between gate and well/substrate degrades the dielectric layer → reliability degradation,
- PID → Constant current stress

Eitan N. Shauly Mar'25 page 4  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



4

## Typical processes leading to PID and AR

	Area- Intensive type	Edge- Intensive type	Contact/Via Type
Antenna	Metal, Poly, Pad (parasitic antenna)	Metal, Poly	Contact, Via
Typical process involved in the damage	Implant CVD for deposition Ashing, LDD spacer etchback	Metal/Poly etching, CVD with electron shading effect	Contact/via etching and ashing

### Mechanisms for Plasma Induced

- Plasma density
- Plasma non-uniformity across the wafer
- Electron Shading effect (ESE)
- Reverse electron-shading effect (RESE)
- Ultraviolet (UV) radiation


Eitan N. Shauly Mar'25 page 5  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



5

## Vt shift by non-optimized pad etch

- Pad etch, is one of the last steps at the wafer manufacturing, so having a minimum thermal budget,
- At this step: we open the pad, for future bonding purposes.



Eitan N. Shauly Mar'25 page 6  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.






6

## Vt shift by non-optimized pad etch (1)

- Aim: at the end of the metal stack, the final passivation layer is deposited, to protect the IC vs moistures. The layer is patterned for having a connection to bonding pads.

Deposition of a stack:  
SiN or SiC over oxide




Eitan N. Shauly Mar'25 page 7  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.




7

## Passivation module (2)

Patterning of the Al pad (resist, lithography)



Etch of Al and TaN. Resist removal





Eitan N. Shauly Mar'25 page 8  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



8

## Passivation module (3)




Eitan N. Shauly Mar'25 page 9  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



9

## Vt shift by non-optimized pad etch





- Example of threshold shift due to plasma induced by passivation etch, and without thermal treatment after,
- $V_{tn}$  was reduced,  $|V_{tp}|$  was increased.
- Additional heat treatment of 357degC for 9hr, removed the majority part of the charge, differentially,

After: Design Rules in a Semiconductor Foundry Edited by Eitan N. Shauly, 2022 Jenny Stanford Publishing

Eitan N. Shauly Mar'25 page 10  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.




10



## Reverse Electron Shading Effect (RESE)

- In contrast to the ESE, for sparse pattern (Space=2um for example),
- Some of the isotropic electrons are collected by the pattern-line sidewall, where the anisotropic ions are not available,
- Leading to a net *negative* charge,



Eitan N. Shauly Mar'25 page 15  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.





15

## Degradation of Dielectric layers during PID

[A] Virgin dielectric, with natural defect and charge trap,  
 [B] After PID: many traps are generated, the natural trap also charged,  
 [C] Process thermal budget diss-charge many of the defects, but keep the traps. This make the PCM testing clean,  
 [D] After electrical stressing of the IC under stress conditions of HCI or NBTI, the high density of the traps is re-charged, leading to a poor gate oxide

- ♦ oxide defect
- charged trap
- neutral trap
- charged trap
- ▲ from electrical stress

Under Antenna:



→ PCM/WAT test results okay !!

After: A. Martin, "Review on the reliability characterization of plasma-induced damage," J. Vac. Sci. Technol. B 27(1), jan/feb 2009

Eitan N. Shauly Mar'25 page 16  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



16

## Degradation of Dielectric layers during PID

- neutral trap
- charged trap
- ▲ charged trap from rel. stress

reliability stress: revealing stress

reference structure



antenna structure



MOS transistor parameter degraded

drift of threshold voltage:



- PID degradation can only be characterized by a comparison of data between reference and antenna structure.

After: A. Martin, IRPS, 2019

Eitan N. Shauly Mar 25 page 17  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.




17

## Degradation of Dielectric layers during PID


- neutral trap
- charged trap
- ▲ charged trap from rel. stress

Under Antenna:




dielectric is destroyed

initial dielectric antenna structure




severe PID from large antenna during processing

breakdown path  
 $I_{LG} \approx 1mA$



test structures



After: A. Martin, IRPS, 2019


Eitan N. Shauly Mar 25 page 18  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



18



## Antenna Ratio – traditional definition




- Antenna metal layer connected to the MOS gate electrode.
- Design manual standard antenna ratio (AR):  $\text{antenna\_area} / \text{active\_area}$
- AR depends on to area effects
  - Antenna\_area: eg. complete polysilicon area (antenna+MOS)
  - Active\_area:  $(W \times L)$  of MOS

Eitan N. Shauly Mar'25 page 19  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



19

## Antenna Ratio




Eitan N. Shauly Mar'25 page 20  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



20

## Antenna Ratio – traditional definition






Eitan N. Shauly Mar'25 page 21  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



21

## Examples for AR DRs development



Yield (based on Vt shift) vs antenna ratio:

- Contact landing on poly gate of 1.2V (22A),
- 0.9um Cu layer, connected to 1.2V (22A),
- 0.9um Cu layer, connected to 3.3V MOSFET (Tox=70A).
- For all cases, no protection diode was used.
- Data is w/o a stress step.


After: Design Rules in a Semiconductor Foundry Edited by Eitan N. Shauly, 2022 Jenny Stanford Publishing

Eitan N. Shauly Mar'25 page 23  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



23

## AR calculation - examples



$$T1: M1 = [M1(1) + M1(2)] / T1. \quad M2 = [M1(1) + M1(2)] / T1 + M2 / T1.$$

$$T2: M1 = M1(3) * T2 / (T2 + T3)^2. \quad M2 = M1(3) * T2 / (T2 + T3)^2 + M2(2) * T2 / (T2 + T3)^2. \quad M1(4), \text{ will not introduce any charge.}$$

$$T3 = T2$$

After: *Design Rules in a Semiconductor Foundry* Edited by Eitan N. Shauly, 2022 Jenny Stanford Publishing

Eitan N. Shauly Mar 25 page 24  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



24


## Antenna Ratio – Cumulative Plasma Damage

Generally: increasing antenna ratios AR → PID increases. Too large antenna ratios cause always degradation.

Cumulative PID:  $\Sigma \text{PID} = \text{PID}_{\text{poly}} + \text{PID}_{\text{CA}} + \text{PID}_{\text{M1}} + \text{PID}_{\text{V1}} + \dots$

$$AR_{\text{Cu lines}} = \frac{\sum \text{Metal Area}}{\text{Gate Area}} = \frac{\sum Mi_L \times Mi_W}{T_W \times T_L}$$

$$AR_{\text{CS, via}} = \frac{\sum \text{CS or Via Area}}{\text{Gate Area}}$$




After: A. Martin, IRPS, 2019

Eitan N. Shauly Mar 25 page 31  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



31

## PID Sensitivity for different Gate Oxides




- The dependency of plasma damage on gate oxide thickness. Damage peak for this plasma process is at thickness of 58Å

Eitan N. Shauly Mar 25 page 35  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



35

## PID Sensitivity for different Gate Oxides



The dependency of  $LT_{HCI}$  of NMOSFET on Gate oxide thickness, with Area=1 $\mu m^2$  and AR x1000

The dependency of  $LT_{NBTI}$  for PMOSFET on gate oxide thickness, with Area=1 $\mu m^2$  and AR x1000

- There is a need to measure NBTI and HCI (and NOT Gate current) for an accurate PID analysis. Results showed for some cases, NBTI/HCI degraded PID, but gate leakage was not changed.

After: A. Martin, IRPS, 2019


Eitan N. Shauly Mar 25 page 38  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



38

## PID Protection schemes

- Most common ways: by bridge and/or by a protection diode,



### Bridging:

- Easy to implement, but ask for extra space at the upper layers,
- Ideal for libs (implement by the P&R) and analog IC (to minimize caps)


After: A. Martin, A. Koten and M. Schwerd, "Optimized data assessment for hot carrier and Fowler-Nordheim stresses on thick MOS gate oxides with plasma process induced charging damage," 2012 IEEE International Integrated Reliability Workshop Final Report, 2012, pp. 90-94.

Eitan N. Shauly Mar 25 page 43  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



43

## Protective Diode




Eitan N. Shauly Mar 25 page 44  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



44

## Protective Diode

- The effectiveness of the diode protection is by monitoring the gate leakage,
- Thicker gate oxide showed larger  $V_t$  shift



After: S.Krishnan, et.al, "Antenna Device Reliability for ULSI Processing", IEEE IEDM, pp.247-250, 1998.


Eitan N. Shauly Mar 25 page 45  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



45

## Protective Diode – Diode placement

- The placement of the diode **MUST** be at the same well the MOSFET is located,



- Currently, most of DRMs do NOT use this guideline, due to a complex implementation and complicated DRC,
- Std cell libraries,

Eitan N. Shauly Mar 25 page 46  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



46

## Protective Diode – Diode placement

- Diode placed in a separated well failed to protect the device regardless of the diode selection,





Fig. 5. Gate leakage distribution comparing effects from difference well and diode types. Each structure has a 2000:1 Metal1 to gate area antenna ratio. The diode for the separate-well N+/P+W structure is placed in a floating P-Well.




Eitan N. Shauly Mar 25 page 47  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



47

## Well Charging – charge “balance” at the GOX

- Example: a circuit placed inside well-combination to be isolated from the circuit blocks. Large comparing metal antenna connected to source, drain and well contacts,
- T1: The MOSFET inside the N-Well can experience potential drop across the gate oxide,
- T2: high potential build-up in the IPW “tank,” can damage the GOX, as the other side is Psub,
- T3: high potential build-up in the IPW “tank”, can damage the GOX,





After: A. Martin, "Circuit relevant well charging from metal antenna and its degradation on digital MOS transistor reliability," 2013 IEEE International Integrated Reliability Workshop Final Report, 2013, pp. 50-53,

Eitan N. Shauly Mar 25 page 50  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



50

# Well Charging




Eitan N. Shauly Mar'25 page 54  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



54

# Protection vs Well Charging



Eitan N. Shauly Mar'25 page 55  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



55



## **Plasma Process Induced Damage (P2ID)**

Based on JEDEC JEP001-2A : FOUNDRY PROCESS QUALIFICATION GUIDELINES – FRONT END TRANSISTOR LEVEL (Wafer Fabrication Manufacturing Sites)

- The primary goal of this test is to confirm that the P2ID design rules are achievable by the process.
- This test may be done as part of the qualification, or as an engineering study
- This test is to be done on MOS transistors.
- In many cases, it is essential to apply a stress to reveal latent damage.
- Fowler-Northeim (F-N), hot carrier stress (HC), conducting and non-conducting and Negative bias temperature instability (NBTI) stress may be used to reveal latent damage. Characterization is recommended to understand sensitivity to stress conditions

• Eitan N. Shauly Mar'25 page 60  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



60

## **Plasma Process Induced Damage (P2ID)**

### **9.3.1 P2ID test requirements**

Reference procedure	<ol style="list-style-type: none"> <li>1. C.R. Viswanathan, 1997 Int'l Symposium on P2ID, pp. 181-185</li> <li>2. K. P. Cheung, IRPS 1997 Tutorial Notes Topic 4</li> <li>3. T. Hook et al, 1996 Int'l Symposium on P2ID, pp. 164-167.</li> <li>4. A. Sridharan et al, 1997 P2ID, pp. 29-32.</li> <li>5. K. P. Cheung et al, 2000 Int'l Symposium on P2ID, pp. 10-13.</li> <li>6. A.Martin et al., IEEE TDMR, vol.9, no.2, pp.135-144, 2009.</li> </ol>
Test parameters	<p>Wafer map distributions of reference and worst case antenna device parameters: <math>V_T</math>, <math>G_m</math>, <math>I_{DSAT}</math>, <math>I_{DOFF}</math>, and <math>I_{LEAK}</math>, before and after FN, HC or NBTI stress. The failure criterion is one of the following:</p> <ul style="list-style-type: none"> <li>▪ Parameter value is outside a defined spec. limit</li> <li>▪ Parameter difference for reference and antenna device exceeds a defined percentage limit</li> <li>▪ Parameter shift exceeds a defined percentage limit.</li> <li>▪ Parameter spatial variation exceeds a defined percentage limit</li> </ul> <p>The selected parameter(s) and defined pass/fail limits are to be demonstrated to be appropriate for the specific process.</p>
Test structures	<ul style="list-style-type: none"> <li>▪ Structure should be designed for allowable worst case setting considering (L&amp;W) geometric constraints (min. L &amp; wide W) for N &amp; P MOSFET devices for each gate oxide thickness.</li> <li>▪ Comparison between reference and antenna devices should be carried out on the same identical geometry and same die.</li> <li>▪ The following structures of each type are to be tested:                             <ul style="list-style-type: none"> <li>- Reference device: protected from plasma damage.</li> <li>- Devices with worst case antenna ratios for each process layer: poly, contact, metal1, etc.</li> <li>- Reference and antenna device must be connected to the probing pads in an identical way.</li> </ul> </li> </ul>
Vehicle	Wafer level measurements at room temperature (except for NBTI at higher temperatures)

Eitan N. Shauly Mar'25 page 61  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



61

## **Plasma Process Induced Damage (P2ID)**

Method	<p>Identical steps should be applied to reference and antenna devices:</p> <ol style="list-style-type: none"> <li>1. Measure parameter values across wafer. Parameters to be measured to include one or more of the following: <math>V_T</math>, <math>G_M</math>, <math>S</math>, <math>I_{DSAT}</math> and <math>I_{D0FF}</math>.</li> </ol> <p>NOTE Gate leakage current should be measured at low voltage (-1V) (for HCS or BTI); gate to bulk and gate to source/drain.</p> <ol style="list-style-type: none"> <li>2. Apply stress to reveal damage using one of the following:             <ol style="list-style-type: none"> <li>a) FN Stress (gate injection in inversion). Optimum stress level to be determined for the specific process. The stress level should be sufficient to repopulate existing traps without adding excessive new damage (e.g., 10 mA/cm<sup>2</sup> for 10 sec – number of merit is an injected charge of 0.1°C/cm<sup>2</sup>).</li> <li>b) HC or NBTI stress. Stress at room temperature for conducting hot carrier, and at maximum temperature of operation (or burn-in) for NBTI or non-conducting hot carrier. Optimum stress level to be determined experimentally for the specific process.</li> </ol> </li> <li>3. Re-measure parameter values across wafer.</li> <li>4. Map parameter shift across wafer.</li> </ol> <p>CAUTION A finite charging time may be associated with FN stress or gate leakage measurements on test structures with large antenna ratio, due to the high capacitance. This may lead to an overestimation of applied stress or gate leakage current.</p>
Model to be used	None
Sample size	Suggested: 180 (20 Die * 3 Wafers * 3 Lots) This should be uniformly spaced across the wafer.
Merit number	<p>Transistor device parameters:</p> <ul style="list-style-type: none"> <li>▪ Percent Variation across wafer, wafer to wafer and lot to lot.</li> <li>▪ Percent difference between reference and antenna structures on the measured devices, Percent shift pre and post stress.</li> <li>▪ Include wafer maps of the above distributions</li> </ul> <p>NOTE Variations and differences can be evaluated from a cumulative distribution instead of die to die basis (or unit, sample level)</p>
Other data required	Lot Identification; wafer number; die Location; gate Oxide Thickness; Other details such as transistor/capacitor geometry and of antenna layout (finger or area, contact array, etc.) may depend on existing supplier and customer agreements.

Eitan N. Shauly Mar 25 page 62  
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.

