

<u>Topics</u>

- Introduction
- An example: Vt shift due to non-optimized pad etch
- The mechanism of PID
- Plasma non-uniformity, shading
- Degradation of dielectric layers during PID
- Antenna Ratio: traditional definition
- · Antenna rules, calculations and examples,
- · Limitation of the traditional ratio
- Cumulative plasma damage
- PID dependency on integration flow,
- PID dependency on Gate oxide,
- PID stress and measurement methods, PID structures
- Protection: bridging, protective diode
- Well charging, protection

Eitan N. Shauly Mar'25 page 2. Technical data contained remine are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confide made public within promission by TOWER SEMICONDUCTOR. LTD / Eitan Shauly.



entially, and shall not be furnished to third parties or





<u></u>	pical proc	esses leadi	ng to PID a	nd AR
		Area- Intensive type	Edge- Intensive type	Contact/Via Type
	Antenna	Metal, Poly, Pad (parasitic antenna)	Metal, Poly	Contact, Via
	Typical process involved in the damage	Implant CVD for deposition Ashing, LDD spacer etchback	Metal/Poly etching, CVD with electron shading effect	Contact/via etching and ashing
Μ	echanisms for Pl	asma Induced		
•	Plasma density			
•	Plasma non-unifo	rmity across the wa	afer	
•	Electron Shading	effect (ESE)		
•	Reverse electron-	shading effect (RE	SE)	
•	Ultraviolet (UV) ra	adiation		
Eitar Techn made	N. Shauly Mar'25 page 5 lical data contained herein are proprietary information of TOW public without prior written permission by TOWER SEMICOND	ER SEMICONDUCTOR LTD / Eitan Shauly which shall be treat UCTOR LTD / Eitan Shauly.	ed confidentially, and shall not be furnished to third parties or	

























































9.3.1 P2ID test requirements				
Reference procedure	 C.R. Viswanathan, 1997 Int'l Symposium on P2ID, pp. 181-185 K. P. Cheung, IRPS 1997 Tutorial Notes Topic 4 T. Hook et al, 1996 Int'l Symposium on P2ID, pp. 164-167. A. Sridharan et al, 1997 P2ID, pp. 29-32. K. P. Cheung et al, 2000 Int'l Symposium on P2ID, pp. 10-13. A.Martin et al., IEEE TDMR, vol.9, no.2, pp.135-144, 2009. 			
Test parameters	 Wafer map distributions of reference and worst case antenna device parameters: V_T, G_W, I_{DSAT}, I_{DOFF}, and I_{LEAK}, before and after FN, HC or NBTI stress. The failure criterion is one of the following: Parameter value is outside a defined spec. limit Parameter difference for reference and antenna device exceeds a defined percentage limit. Parameter shift exceeds a defined percentage limit. Parameter spatial variation exceeds a defined percentage limit. The selected parameter(s) and defined pass/fail limits are to be demonstrated to be appropriate for the selected parameter (s) and defined pass/fail limits. 			
Test structures	Structure should be designed for allowable worst case setting considering (L&W) geometric constraints (min. L & wide W) for N & P MOSFET devices for each gate oxide thickness. Comparison between reference and antenna devices should be carried out on the same identical geometry and same die. The following structures of each type are to be tested: Reference device: protected from plasma damage. Devices with worst case antenna ratios for each process layer: poly, contact, metal1, etc. Reference and antenna device must be connected to the probing pads in an identical way.			
Vehicle	Wafer level measurements at room temperature (except for NBTI at higher temperatures)			

<i>l</i> ethod	 Identical steps should be applied to reference and antenna devices: I. Measure parameter values across wafer. Parameters to be measured to include one or more of the following: V₇, G₄, S₅, Iosar and Iopere. NOTE Gate leakage current should be measured at low voltage (~1V) (for HCS or BTI): gate to bulk and gate to source/drain. 2. Apply stress to reveal damage using one of the following: a) FN Stress (gate injection in inversion). Optimum stress level to be determined for the specific process. The stress level should be sufficient to repopulate existing traps without adding excessive new damage (e.g., 10 mA/cm² for 10 sec – number of merit is an injected charge of 0.1°C/ cm²). b) HC or NBTI stress. Stress at room temperature for conducting hot carrier, and at maximum temperature of operation (or burn-in) for NBTI or non-conducting hot carrier. Optimum stress level to be determined experimentally for the specific process. 3. Re-measure parameter values across wafer. CAUTION A finite charging time may be associated with FN stress or gate leakage measurements on test
	or gate leakage current.
Nodel to be used	None
Sample size	Suggested. 160 (20 Die 13 Waters 13 Lots) This should be uniformity spaced across the water.
	 Percent Variation across wafer, wafer to wafer and lot to lot. Percent difference between reference and antenna structures on the measured devices, Percent shift pre and post stress. Include wafer maps of the above distributions NOTE Variations and differences can be evaluated from a cumulative distribution instead of die to die basis (or unit, sample level)
Other data required	Lot Identification; wafer number; die Location; gate Oxide Thickness; Other details such as transistor/capacitor geometry and of antenna layout (finger or area, contact array, etc.) may depend on existing supplier and customer agreements.