

CMOS Reliability Integration and Engineering (Part-1)

Introduction to Reliability

Dr. Eitan Shauly,
Tower Semiconductor
(Tel) 972-4-6506570, eitansh@Towersemi.com

Eitan N. Shauly Mar'25 page 1
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



TOWER
SEMICONDUCTOR LTD

1

Topics

1. Quality and Reliability
2. The Reliability bathtub
3. Failure in time and the acceleration factors (Temp, Voltage stress)
4. MTTF, MTBF, FIT
5. Materials and device degradation vs time – modeling
6. Competing degradation mechanisms
7. Definition of quality and reliability
8. Yield vs Reliability
9. Scaling, MOSFET operation
10. Physical failure mechanisms: HCI NBTI, EM, SM, ESD, Latchup, Soft error

Eitan N. Shauly Mar'25 page 2
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.




TOWER
SEMICONDUCTOR LTD

2

Quality and Reliability

Quality: The American Society for Quality (1983) defines quality as the “totality of features and characteristics of a product or service that bear on its ability to satisfy a user’s given needs.”

Quality function deployment (QFD) means of translating the “voice of the customer” into substitute quality characteristics, design configurations etc, through the whole organization: marketing, engineering, purchasing, etc.



After: Reliability Engineering, Kailash C. Kapur, Michael Pecht (2014)

Eitan N. Shauly Mar'25 page 3
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.




3

Quality and Reliability

Reliability: time-oriented quality (2000).

- The probability that a device, product, or system will not fail for a given period of time under specified operating conditions (Shishko 1995).
- Reduction of things gone wrong (2003),
- The capability of a product to meet customer expectations of product performance over time (1997),



After: A. Campos-Cruz et al., “On the Prediction of the Threshold Voltage Degradation in CMOS Technology Due to Bias-Temperature Instability,” Electronics, 2018.

Eitan N. Shauly Mar'25 page 4
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.




4

Semiconductor Reliability – the bathtub

The reliability of semiconductor devices is represented by the failure rate curve (called the "bathtub curve").

The curve can be divided into three regions:

- (1) initial failures, which occur within a relatively short time after a device starts to be used,
- (2) random failures, which occur over a long period of time,
- (3) wear-out failures, which increase as the device nears the end of its life.




Eitan N. Shauly Mar'25 page 5
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



5

The bathtub – Initial failure (early failure)

"Initial failures" are considered to occur when a latent defect is formed, for example, during the device production process and then becomes manifest under the stress of operation. For example, a defect can be formed by having tiny particles in a chip in the production process, resulting in a device failure later. The failure rate tends to decrease with time because only devices having latent defects will fail, and these devices are gradually removed.




Eitan N. Shauly Mar'25 page 6
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



6

The bathtub – Random failure (normal Lifetime)

"Random failures" occur once devices having latent defects have already failed and been removed. In this period, the remaining high-quality devices operate stably. The failures that occur during this period can usually be attributed to randomly occurring **excessive stress**, such as power surges. This group also includes devices susceptible to remains of initial failures (long-life failures).




Eitan N. Shauly Mar'25 page 7
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



7

The bathtub – wear-out failure

"Wear-out failures" occur due to the aging of devices from wear and fatigue. The failure rate tends to increase rapidly in this period. Semiconductor devices are therefore designed so that wear-out failures will not occur during their guaranteed lifetime.




Eitan N. Shauly Mar'25 page 8
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.




8

Introduction – Gaussian and normal CDF

PDF: Probability Distribution Function



CDF: Cumulative Distribution Function



$$CDF F(t) = \int_{-\infty}^t f(x) dx = \Phi\left(\frac{t-\mu}{\sigma}\right)$$


$$PDF f(t) = \frac{1}{\sigma\sqrt{2\pi}} e^{-\frac{(t-\mu)^2}{2\sigma^2}}$$

Eitan N. Shauly Mar'25 page 10
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



10

Device LT dependency on Intrinsic and Extrinsic Failure




An example of the typical relationship between the cumulative failure rate and the lifetime - the Weibull plot. The extrinsic and intrinsic failure regions can be easily observed.

Eitan N. Shauly Mar'25 page 11
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



11

Conventional testing: Stress and extrapolation



- Describe extrapolating on use conditions.
- Describe extrapolating to chip area and target ppm.

Eitan N. Shauly Mar'25 page 12
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



Extrinsic defect examples (for Poly-Gate TDDB)

PC-CA: lateral space control
 Gate: vertical thickness control

Competing breakdowns

Technology Node (nm)	C.S.D. 1: Distance of Contact to Gate (um)
22nm	~0.015
32nm	~0.025
45nm	~0.04
65nm	~0.06
90nm	~0.09
130nm	~0.14

Scale of x0.7 per technology node

Technology Node (Source):

- 130nm (MOT/DICLA, BM)
- 90nm (MOT/DICLA, BM)
- 65nm (Freemask, ST)
- 65nm (Freemask)
- 45nm (MOT)
- 45nm (MOT, Freemask)
- 45nm (MOT)
- 45nm (TSMC)
- 32nm (MOT, Freemask)
- 22nm (MOT)
- 22nm (MOT)
- 22nm (BM)

Defect examples:

- CA Bulging
- Metal Wings and Contamination
- Failed transistor
- Metal X Signal (Cloud)
- Spacer erosion
- Normal spacer
- PC Extension
- Metal Contamination


Many possible extrinsic defects

Eitan N. Shauly Mar'25 page 14
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



Summary:

After JEITA EDR-4708C, "Guideline for IC Reliability Qualification Plan" (2022.10).



15

Failure in Times and the Acceleration Factor

For n number of products, that fail in service after time $t_1, t_2, t_3 \dots t_n$

The mean time to failure is defined as:

$$MTTF = \frac{t_1 + t_2 + t_3 + t_4 + t_5 + \dots + t_n}{n}$$

The MTTF is different vs the median time, that marked as t_{50} . $t_{1\%}$ is the time that the first 1% of the population failed. $T_{0.1\%}$, is the time that the first device from 1000 tested devices is failed.

The **Temperature acceleration factor** (TAF) is defined as the ratio of a degradation rate or times to failure at an elevated temperature T_2 relative to that at a lower base temperature T_1 ,

$$(\text{Temp})AF = \frac{MTTF(T_1)}{MTTF(T_2)} = \exp \left[\frac{E_A}{k_B} \left(\frac{1}{T_1} - \frac{1}{T_2} \right) \right]$$

Eitan N. Shauly Mar 25 page 17
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



17

Failure Times and the Acceleration Factor

The **voltage acceleration factor** (VAF) is defined as the ratio of a degradation rate or times to failure at an higher voltage V2, relative to that at a lower base voltage V1,

$$(\text{Voltage})AF = \frac{MTTF(V_1)}{MTTF(V_2)} = \exp[-\delta(V_2 - V_1)]$$



We will talk more on AF later.

Important note: the acceleration values to be used (Temp, voltage, pressure, humidity and others), must NOT lead to a new working regime.

Eitan N. Shauly Mar'25 page 18
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



Quantification by Statistical Parameters

- MTTF = Mean Time To Failure (for non-repairable items)

$$MTTF = \frac{\sum_{i=1}^n t_i}{n}$$

- MTBF = Mean Time Between Failure (for repairable items)

$$MTBF = \frac{\sum_{i=1}^{n-1} (t_{i+1} - t_i)}{n}$$

- Failure rate: λ , given in FIT = Failure-In-Time. $MTTF=1/\lambda$

1 FIT = 1 failure/10⁹ device hours

Eitan N. Shauly Mar'25 page 19
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



Example

Consider a system with 100,000 devices

Question-1: What is the number of failures in 1 month, if $\lambda=10$ FIT ?

$$1 \text{ month} = 30 \times 24 \text{ hr} = 720 \text{ hr} \quad 10 \text{ FIT} = 10 \text{ failures} / 10^9 \text{ device} \times \text{hours}$$

$$\frac{10 \text{ failures}}{10^9 \text{ dev} \cdot \text{hrs}} \times 720 \text{ hr} \times 100000 \text{ dev} = 0.72 \text{ failures}$$

Question-2: What is the test time for 100 devices, to detect one failure:

$$t = \frac{1 \text{ failure}}{\left(\frac{10 \text{ failures}}{10^9 \text{ dev} \cdot \text{hrs}} \right) \times 100 \text{ dev}} = 10^6 \text{ hr} = 114 \text{ years}$$

λ	Field failures (out of 100,000 devices)	Test time to detect 1 failure in 100 devices
10FIT	0.72	114yr
100FIT	7.2	11.4yr
1000FIT	72	1.14yr


→ Accelerated testing is required

Eitan N. Shauly Mar 25 page 20
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



20

Degradation vs time



Eitan N. Shauly Mar 25 page 21
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



21

Materials and Device degradation

S is a *critical* device or material parameter,

$$S(t) = S_{t=0} + \left(\frac{\partial S}{\partial t} \right)_{t=0} t + \frac{1}{2} \left(\frac{\partial^2 S}{\partial t^2} \right)_{t=0} t^2 + \dots$$

The higher order terms in the expansion can be approximated by simply introducing a power-law exponent m and writing the above expansion in a shortened form:

$$S = S_o [1 \pm A_o(t)^m],$$

A_o is a material/device-dependent coefficient,
 m is the power-law exponent.

Both A_o and m are adjustable parameters that can be extracted experimentally. A_o must have the units of reciprocal-time to the m -th power
 S_o is the parameter value at t (time)=0

Eitan N. Shauly Mar'25 page 23
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



23

Materials and Device degradation vs time

Assuming reduction in critical device S :

$$S = S_o [1 - A_o(t)^m].$$


Taking the LAN of both sides, we get:

$$\ln(S^*) = m \ln(t) + \ln(A_o)$$

Where:

$$S^* = 1 - \frac{S}{S_o} = \frac{S_o - S}{S_o}.$$

We can easily extract
 S_o , but not A_o and m .




Eitan N. Shauly Mar'25 page 24
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



24

Materials and Device degradation vs time

If we used the log definition of S for drawing the degradation, we can easily extract m and A_0




Eitan N. Shauly Mar 25 page 25
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



25

General Time-dependent Degradation Models

- There are many time-dependent forms for degradation.
- The following three forms is generally used:
 - The power-law: more frequently used
 - The exponential,
 - logarithmic.




Eitan N. Shauly Mar 25 page 30
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



30

General Time-depended Degradation Models



31


Degradation rate modeling

For power-law modeling:

- Assume that the critical parameter S is decreasing with time
- $A_0=1$,
- S^* is the relative change of the critical parameter,
- R is the degradation rate,


$$S^* = 1 - \frac{S}{S_0} = (t)^m \longrightarrow R = \frac{dS^*}{dt} = m(t)^{m-1}$$

m > 1 means catastrophic degradation



32

Degradation rate modeling



Eitan N. Shauly Mar 25 page 33
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



33

Delay in the start of Degradation

At some cases, materials/devices will be remarkably stable for a period of time t_0 and then show relatively rapid degradation with time.

Example: a stable resistance of a metal conductor until a void starts to form. We will learn more on that at the Electromigration.

+ means: "S increase with time"

$$S = S_0 \quad (\text{for } t \leq t_0)$$

$$S = S_0[1 \pm A_0(t - t_0)^m] \quad (\text{for } t \geq t_0)$$

$$R_1 = \frac{dS}{dt} = 0 \quad (\text{for } t \leq t_0)$$

$$R_2 = \frac{dS}{dt} = (\pm) m S_0 A_0 (t - t_0)^{m-1} \quad (\text{for } t \geq t_0)$$

If $m > 1$, than R_2 goes to zero at $t = t_0$

If $m = 1$, than R_2 is a constant,

If $m < 1$, than R_2 goes to infinity at $t = t_0$


Eitan N. Shauly Mar 25 page 35
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



35

Delay in the start of Degradation

- The rate/slope R of the degradation can be used to find the time delay t₀.
- Plot the degradation rate R versus time t → the time at which the rate R goes to zero, or R goes to infinity, is t = t₀.
- If R goes to zero, or infinity, at t=0, then t₀=0 and a time delay is **not needed** in the degradation equation.



Eitan N. Shauly Mar'25 page 36
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



36

Competing Degradation Mechanisms


- One mechanism INCREASE the critical parameter vs time, and the other DECREASE the parameters vs time,

$$S = S_o [1 + A_o(t)^{m_1}] [1 - B_o(t)^{m_2}],$$

Increase vs time

Decrease vs time

- In such case, S/S_o will have maxima or minima. SIV is an example




Eitan N. Shauly Mar'25 page 39
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



39

Competing Degradation Mechanisms

- Below is a useful method for separating the problem into two regimes.



Eitan N. Shauly Mar'25 page 40
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



40

Quality and Reliability - definitions

Quality

- Guarantee that the IC performs its function (meeting IC specifications) at $t=0$,
- Driven by defects/faults during manufacturing
- Follow manufacturing procedures

Reliability

- Guarantee that the IC performs its function for $0 \leq t \leq \text{lifetime}$
- Meeting specifications over time \rightarrow time-dependent, aging
- Driven by changing materials/device properties, application (mission) profile, environmental conditions

Eitan N. Shauly Mar'25 page 44
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



44

Reliability - terminology

- Failure = Termination of the ability of an item to perform a required function within previously specified limits.
- Failure mechanism – The physical, electrical, chemical, thermal or any other process which leads to a failure.
- **Examples:** Hot carrier injection, Electromigration, stress voiding, oxide breakdown, corrosion, mechanical stress build-up, negative bias thermal instability,
- Failure mode – Consequence of the mechanism through which the failure occurs
- **Examples:** Internal short or open, threshold voltage shift, junction leakage

Eitan N. Shauly Mar'25 page 45
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



45

Reliability-related Terms

Intrinsic failures

- Inherent in the design and materials used
- Managed by ensuring that they occur beyond useful life of a product, by limiting loads that drive the failure mechanisms (e.g. maximum field, maximum current density, thermal management)

Extrinsic failures:

- Due to process or manufacturing defects or to misapplications such as overload, EOS, ESD, etc.
- Managed by improving manufacturing process and reducing defect density.
- Usually, product reliability is determined by extrinsic failures.

Eitan N. Shauly Mar'25 page 46
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



46

Reliability-related Terms

Sudden failures:

- Sudden change in a characteristics
- Examples: Oxide breakdown, interconnect open due to electromigration

Gradual failures (parametric drift):

- Caused by a parameter that drifts out of specification
- Examples: Threshold voltage or transconductance shift of a MOSFET due to hot carrier degradation

Eitan N. Shauly Mar'25 page 47
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



Reliability-related Terms


Redundancy - The duplication of critical components or functions of a system with the intention of increasing the reliability of the system, usually in the form of a backup or fail-safe, or to improve actual system performance.

- Redundancy sometimes produces less, instead of greater reliability – it creates a more complex system which is prone to various issues, it may lead to human neglect of duty, and may lead to higher production demands which by overstressing the system may make it less safe

Eitan N. Shauly Mar'25 page 50
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



Reliability Failure Mechanisms - Classification



Eitan N. Shauly Mar'25 page 51
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



51

Yield vs. Reliability

- Yield = probability of failure of an as-processed device, $t=0$
- Reliability is defined as functional failure of the device during its operation ($t>0$),
 - Yield loss is caused by KILLING defects.
 - Reliability loss is caused by LATENT defects
- A process with low yield (due to various extrinsic defects) is unacceptable to begin with, but even a process with high yield (low initial defects) but relatively large degradation rates (poor reliability) is unacceptably expensive in the long term.
- For microelectronics systems, reliability of various components is an issue of major interest since the microprocessors or memories are expected to function without failure for a long period of time (e.g. 10 years) under extreme operating conditions.



Eitan N. Shauly Mar'25 page 52
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.




52

Reliability vs. Yield


- Particles can have Yield, Reliability, or no signature depending on their size and position.
- This usually exhibits correlation of good yield to reliability
- Fail map at sort identical to Burn in failure map. Failure Analysis found same failure mechanism



Sort Wafer Map for specific Fail Bin



Burn In Failures Wafer Map




Eitan N. Shauly Mar'25 page 53
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.





53

Reliability vs. Yield (example: CS.D.1)

- CS.D.1: Distance from CS (over AA) to related Gate
- CS.D.1 scale by $\sim x0.7$ for any new generation
- Sensitive to: CS size, Gate size, Dielectric material, CA/Poly Misalignment



[79] Chen, et al., IRPS 2012




Eitan N. Shauly Mar'25 page 54
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



54

Typical x-section of Planar MOSFET, Typical BEOL




TSMC 28nm LP TEM of NMOSFET

Eitan N. Shauly Mar 25 page 56
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



MOSFET (Metal-Oxide-Semiconductor-Field-Effect-Transistor)


Technologies: 10um ~ 20nm



Eitan N. Shauly Mar 25 page 57
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



MOSFET (Metal-Oxide-Semiconductor-Field-Effect-Transistor)






Eitan N. Shauly Mar'25 page 58
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



58

FinFET – Overall Structure (1/2)

Technologies: 16nm to 3nm





- SCE (Short Channel Effects), SS, GIDL, DIBL, SILC limitations

Eitan N. Shauly Mar'25 page 63
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



63

Intel 22nm and 14nm FinFETs – “Scaling”



After: Rani Borkar et al.,
“Advancing Moores Law on 2014
(Intel, 2014)

22 nm 1st Generation
Tri-gate Transistor

14 nm 2nd Generation
Tri-gate Transistor


- (1) Tighter Fin Pitch for higher density
- (2) Taller and thinner Fins to increase drive current and performances
- (3) Reduced number of fins for improved Density and Lower Capacitance

Eitan N. Shauly Mar 25 page 64
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.




FinFET main reliability concerns

(1) Fin orientation




(2) Fin shape/width/height



- Fin width/height has an impact on BTI/HCD?
 - Round or sharp corner make an impact on reliability (field crowding)?
- ## (3) Variability (time₀ and time-dependent)
- Smaller area, full depleted devices → impact on variability?

(4) Self-Heating Effects




- R_{TH} (thermal resistance) increases due to smaller fin slab for heat dissipation towards bulk
- Significant impact if alternative channel materials are chosen


Eitan N. Shauly Mar 25 page 65
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



A view on the CMOS scaling roadmap



- Main challenges:
- (1) Photo lithography
 - (2) CGP:
 - Gate Lenth
 - Spacer width
 - Contact width
 - → GAA





- Each of these lines represent constant area (=logic density) defined as: metal pitch x CGP
- From generation-to-generation, both MP and CGP needs to scale by x0.5

Eitan N. Shauly Mar'25 page 66
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



66

FEOL and M1 Scaling – Std cell gate density



After: Design Rules in a Semiconductor Foundry Edited by Eitan N. Shauly, 2022 Jenny Stanford Publishing


Eitan N. Shauly Mar'25 page 67
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



67

Logic CMOS Device Evolution

- ~20 Years of innovations



After: Naomi Yoshida, SC-1 VLSI 2023.

Eitan N. Shauly Mar 25 page 68
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.




68

Gate-All-Around

Technologies: <3nm

- Stack of Nanosheets (NS) deliver the current from source to drain



- FinFET "tri-gate" to GAA:
 - Improved electrostatic control
 - Stacked devices offer improved performance per footprint

Eitan N. Shauly Mar 25 page 69
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



69

Material Reliability

- Semiconductor Substrate – Sustain vs Strong Electrical fields, that can leads to junction breakdowns, very high currents and avalanche breakdown.
- Insulators (Dielectrics) - Sustain vs Strong Electrical fields, that can leads to dielectric leakage and dielectric breakdown. For example, Gate oxide breakdown due to string Vgs.
- Metals (in BEOL) - Metal layers are used as contacts, electrodes, resistors, and interconnect. High current densities can cause to electromigration.


Eitan N. Shauly Mar'25 page 70
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.




70

MOS Failure Mechanisms - Overview

- Gate oxide degrade with the passage of time due to charge injection
 - NMOS and PMOS: Hot carrier degradation (HCI)
- Broken Si-H bonds (at the interface)
 - PMOS: Negative Bias Temperature Instability (NBTI)
- Broken Si-O bonds and creation of traps
 - Time Dependent Dielectric Breakdown (TDDB)



Initially



After some time


Eitan N. Shauly Mar'25 page 72
Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



72

Device Failures at FEOL - NBTI

- NBTI degrades PMOS transistor at
 - Negative gate potential (high gate field)
 - Elevated temperature
- The gate potential breaks Si-H bonds and create positive charges at the interface
- The charges effect the threshold voltage, disrupting device characteristics
- Results
 - Threshold voltage increases
 - Drain current decreases



Curtsy: Dr. Efraim Aharoni


Eitan N. Shauly Mar 25 page 73
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



73

Device Failures at FEOL - HCI

- HCI affects NMOS and PMOS transistors
- Channel carriers get energy by impact ionization
 - Most of the carriers are collected at the drain, but some are directed toward gate or substrate
 - Energetic carriers breaks bonds in
 - Gate oxide
 - Silicon substrate interface
- Results
 - Threshold voltage increases
 - Saturation current decreases
 - Leakage current increases




Eitan N. Shauly Mar 25 page 74
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



74

Device Failures at FEOL/BEOL - TDDDB

- TDDDB affects both PMOS and NMOS transistors/capacitors,
- Gate dielectric suffers from short circuit - Percolation current increase with time, charges inside gate oxide align and results in a continuous path
- Direct tunneling - Charges jump directly across the oxide layer
- Accelerating factors: electric field (voltage), temperature
- Results
 - Oxide BD and loss of gate voltage control
 - Increase in gate leakage current







Eitan N. Shauly Mar 25 page 75
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



75

IMD-TDDDB




Eitan N. Shauly Mar 25 page 76
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



77

Interconnect Failures – Electromigration (EM)


- EM affect Al and Cu interconnects,
- Mass transport of metal atoms (migration) due to
 - Momentum exchange between electrons and ions, combined with ions vibration
 - Acceleration factors: Temperature, current density, grains size, mechanical stress
 - Prevention: Design rules, materials/process
- Results
 - Void formation
 - High resistance
 - Open circuits (disconnects)
 - Shorts



Eitan N. Shauly Mar'25 page 78
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



Example: 28nm Cu technology




After: F. Arnaud et al., "Competitive and Cost Effective high-k based 28nm CMOS Technology for Low Power Applications," IEDM 2009 (IBM/ST/Infionin/Charter/GF/Samsung/Toshiba/NEC)

Eitan N. Shauly Mar'25 page 80
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



Interconnect Failures – Stress Migration (SM)

- SM affect Al and Cu interconnects
 - Happens without current (and if w/ current – so enhance EM)
 - Due to mismatch of thermal coefficients
 - Accelerating factor - temperature




Eitan N. Shauly Mar'25 page 81
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.




81

Electrostatic Discharge (ESD) – circuit failure

- ESD is a common phenomena,
 - observed by rubbing two object that creates charges (triboelectric effect)
- May occur at IC or system level
- ESD may damage devices or interconnects
- Sources of charges
 - Human body
 - Manufacturing machines
 - Charged devices
- Results
 - Transistor junctions burnout
 - Metallization burnout
- Prevention
 - Antistatic measures
 - ESD-protection circuits (within the IC)



Discharge Model with Human Body



ESD Damage


Eitan N. Shauly Mar'25 page 82
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.



82

Soft Errors

- Cause by alfa particles,
- Non-destructive change in CMOS based storage devices
- Ionization impacts a single/multiple cell/register/FF, causing change of state
- The change is
 - Random
 - Non recurring.
 - Single and multi-bit
- Sources of the damage are
 - Alpha particles
 - Neutrons
 - Radiations
 - Temperature



Eitan N. Shauly Mar 25 page 84
 Technical data contained herein are proprietary information of TOWER SEMICONDUCTOR LTD / Eitan Shauly which shall be treated confidentially, and shall not be furnished to third parties or made public without prior written permission by TOWER SEMICONDUCTOR LTD / Eitan Shauly.

